

2817



COPY OF PAPERS
ORIGINALLY FILED

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service on the date shown below with sufficient postage as first class mail in an envelope addressed to the Assistant Commissioner for Patents, Washington, D. C. 20231.

Date: April 29, 2002

S. McVean

Sonia V. McVean

RECEIVED

MAY 13 2002

TC 2800 MAIL ROOM

PATENT
36856.336

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Hideaki TANAKA	Art Unit: 2817
Serial No.: 09/615,875	
Filed: July 13, 2000	Examiner: K. Glenn
Title: DELAY LINE	

SUPPLEMENTAL AMENDMENT

Assistant Commissioner for Patents
Washington, D.C. 20231

Sir:

Further in response to the Office Action dated November 20, 2001, please amend the above-identified application as follows:

IN THE CLAIMS:

Please cancel claim 17 without prejudice or disclaimer of the subject matter contained therein.

Please replace claim 20 with the following claim:

20. A monolithic circuit array including a delay line comprising:
a coil divided into at least three inductors; and
a plurality of insulating layers stacked on each other to define a monolithic